UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/644,399	08/19/2003	Francis X. McKeen	42P15739	7924
	7590 05/30/200 KOLOFF TAYLOR &	EXAMINER		
	RE BOULEVARD	MEONSKE, TONIA L		
SEVENTH FLOOR LOS ANGELES, CA 90025-1030			ART UNIT	PAPER NUMBER
			2181	
			MAIL DATE	DELIVERY MODE
			05/30/2007	PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

	Application No.	Applicant(s)				
Office Action Summary	10/644,399	MCKEEN, FRANCIS X.				
Office Action Summary	Examiner	Art Unit				
The MAN INC DATE of this communication of	Tonia L. Meonske	2181				
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply						
A SHORTENED STATUTORY PERIOD FOR REF WHICHEVER IS LONGER, FROM THE MAILING  - Extensions of time may be available under the provisions of 37 CFR after SIX (6) MONTHS from the mailing date of this communication.  - If NO period for reply is specified above, the maximum statutory perion of the period for reply within the set or extended period for reply will, by stated Any reply received by the Office later than three months after the material patent term adjustment. See 37 CFR 1.704(b).	DATE OF THIS COMMUNICAT 1.136(a). In no event, however, may a reply od will apply and will expire SIX (6) MONTHS tute, cause the application to become ABAND	FION. be timely filed from the mailing date of this communication. FONED (35 U.S.C. § 133).				
Status						
1) Responsive to communication(s) filed on <u>08</u>	Responsive to communication(s) filed on <u>08 March 2007</u> .					
· · · · · · · · · · · · · · · · · · ·						
·	3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is					
closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.						
Disposition of Claims						
4)⊠ Claim(s) <u>1-20</u> is/are pending in the application.						
	4a) Of the above claim(s) is/are withdrawn from consideration.					
5) Claim(s) is/are allowed.	•					
6)⊠ Claim(s) <u>1-20</u> is/are rejected.						
7) Claim(s) is/are objected to	•					
8) Claim(s) are subject to restriction and	d/or election requirement.					
Application Papers						
9) The specification is objected to by the Exami	iner.					
10)⊠ The drawing(s) filed on 08 March 2007 and 1	<u>19 August 2003</u> is/are: a)⊠ acc	epted or b) objected to by the				
Examiner.						
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).						
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).						
11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.						
Priority under 35 U.S.C. § 119						
12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).						
a) ☐ All b) ☐ Some * c) ☐ None of:						
1. Certified copies of the priority documents have been received.						
2. Certified copies of the priority documents have been received in Application No						
3. Copies of the certified copies of the priority documents have been received in this National Stage						
application from the International Bureau (PCT Rule 17.2(a)).						
* See the attached detailed Office action for a list of the certified copies not received.						
Attachment(s)	•					
1) Notice of References Cited (PTO-892)	mary (PTO-413)					
2) Notice of Draftsperson's Patent Drawing Review (PTO-948)  3) Information Disclosure Statement(s) (PTO/SB/08)  Paper No(s)/Mail Date  Notice of Informal Patent Application						
Paper No(s)/Mail Date <u>4/17/2007</u> .	6) Other:					

Application/Control Number: 10/644,399 Page 2

Art Unit: 2181

### **DETAILED ACTION**

#### Terminal Disclaimer

1. The terminal disclaimer filed on March 8, 2007 disclaiming the terminal portion of any patent granted on this application that would extend beyond the expiration date of US Application No. 10/746,667 has been reviewed and is accepted. The terminal disclaimer has been recorded.

# Claim Rejections - 35 USC § 102

2. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.
- 3. Claims 1-20 are rejected under 35 U.S.C. 102(e) as being anticipated by Lee et al., US Patent 6,996,677 (herein after referred to as Lee).
- 4. Referring to claim 1, Lee has taught a method, comprising:
  - a. encountering a function call instruction that calls a called function during program execution (abstract, column 2, lines 29-50, jump routine);
  - b. saving a return address in a first stack and in a second stack at the same time, the return address containing an instruction to be executed after execution of the called function (abstract, lines 19-22, column 2, lines 29-50, A return

Art Unit: 2181

address is saved in a first stack and a second stack upon encountering a jump routine.);

- c. executing the called function (abstract, column 2, lines 29-50, A jump to subroutine is executed.); and
- d. determining if the return address stored in the first stack matches the return address stored in the second stack to provide protection from a buffer overflow attack (abstract, column 2, lines 29-50, first comparator and second comparator).
- 5. Referring to claim 2, Lee has taught the method of claim 1, as described above, and further comprising generating an exception if the return addresses do not match (abstract, column 2, lines 29-50, An interrupt signal is generated if the addresses are not the same.).
- Referring to claim 3, Lee has taught the method of claim 2, as described above, and further comprising executing exception handling code if an exception was generated (abstract, column 2, lines 29-50, column 4, line 38-column 5, line 18. column 5, lines 38-41, column 6, lines 59-column 7, line 40, Exception handling software is continually executed by the protection co-processor.).
- 7. Referring to claim 4, Lee has taught the method of claim 3, as described above, and wherein the exception handling code determines what value to pass to a program pointer based on the return address retrieved from each of the first and second stack (abstract, column 2, lines 29-50, column 4, line 38-column 5, line 18. column 5, lines 38-41, column 6, lines 59-column 7, line 40, When the values retrieved from both stacks

Art Unit: 2181

are equal, then the program counter is updated with the current return address value, otherwise an exception is generated to pass the correct value to the program counter.).

- 8. Referring to claim 5, Lee has taught the method of claim 3, as described above, and wherein the exception handling code terminates execution of the program (abstract, column 2, lines 29-50, column 4, line 38-column 5, line 18. column 5, lines 38-41, column 6, lines 59-column 7, line 40, The instruction to move data to the PC register is aborted.).
- 9. Referring to claim 6, Lee has taught a method, comprising:
  - a. processing instructions within a virtual machine (abstract, column 2, lines 29-50, column 5, lines 39-41, A software jump/return routine is executed.);
  - b. saving a return address in a first stack and in a second stack at the same time, the return address being an address at which program execution is to resume after execution of a called function (abstract, column 2, lines 29-50);
  - c. comparing the return addresses saved in the first and second stack upon execution of the called function (abstract, column 2, lines 29-50, first comparator); and
  - d. exiting the virtual machine if the return addresses do not match to provide protection from a buffer overflow attack (abstract, column 2, lines 29-50, column 4, line 38-column 5, line 18. column 5, lines 38-41, column 6, lines 59-column 7, line 40, The instruction to move data to the PC register is aborted.).
- 10. Referring to claim 7, Lee has taught the method of claim 6, as described above, and further comprising passing control to an exception handler (abstract, column 2,

Art Unit: 2181

lines 29-50, column 4, line 38-column 5, line 18, column 5, lines 38-41, column 6, lines 59-column 7, line 40, An interrupt signal is generated if the addresses are not the same to load the PC register with a correct value.)

- 11. Referring to claim 8, Lee has taught the method of claim 7, as described above, and wherein the exception handler determines if the return address from the first stack or the return address from the second stack is to be used as a value for an instruction pointer (abstract, column 2, lines 29-50, column 4, line 38-column 5, line 18. column 5, lines 38-41, column 6, lines 59-column 7, line 40, When the values retrieved from both stacks are equal, then the program counter is updated with the current return address value, otherwise an exception is generated to pass the correct value to the program counter.).
- 12. Referring to claim 9, Lee has taught a method, comprising:
  - a. creating first and second stacks for a program during execution of the program (abstract, column 2, lines 29-50, column 4, line 38-column 5, line 18, Values for the first and second stacks are created and pushed on the stacks during program execution.);
  - b. encountering a function call to a called function (abstract, column 2, lines 29-50, column 4, line 38-column 5, line 18, jump to subroutine);
  - c. storing data for the called function and a return address in the first stack (abstract, column 2, line 29-column 3, line 15, column 3, line 54-column 4, lines 26, column 4, line 38-column 5, line 18, first stack);

Art Unit: 2181

- storing the return address in the second stack at the same time as the first stack (abstract, column 2, line 29-column 3, line 15, column 3, line 54-column 4, line 38-column 5, line 18, second stack); and
- e. passing control of the program to an exception handler if the return address stored in the first stack does not match the return address stored in the second stack upon execution of the called function to provide protection from a buffer overflow attack (abstract, column 2, line 29-column 3, line 15, column 3, line 54-column 4, lines 26, column 4, line 38-column 5, line 18, When the addresses do not match an exception is generated.).
- Referring to claim 10, Lee has taught the method of claim 9, as described above, and wherein the exception handler determines if the return address from the first stack, or the return address from the second stack is to be used as a value for an instruction pointer (abstract, column 2, lines 29-50, column 4, line 38-column 5, line 18. column 5, lines 38-41, column 6, lines 59-column 7, line 40, When the values retrieved from both stacks are equal, then the program counter is updated with the current return address value, otherwise an exception is generated to pass the correct value to the program counter.).
- 14. Referring to claim 11, Lee has taught a processor, comprising:
  - a. memory management logic to allocate first and second memory locations corresponding to first and second stacks, respectively, when a function call instruction calls to a called function is encountered during program execution (abstract, column 2, lines 29-50, column 4, line 38-column 5, line 18, Values for

Art Unit: 2181

the first and second stacks are created and pushed on the stacks during program execution of jump to subroutines.);

- b. function call logic to write a return address to a memory location from the first memory locations and to a memory location from the second memory locations at the same time (abstract, lines 19-22, column 2, lines 29-50, A return address is saved in a first stack and a second stack upon encountering a jump routine.), the return address being an address at which program flow is to resume after execution of the called function (abstract, lines 19-22, column 2, lines 29-50, The return address is loaded into the program counter such that program flow resumes after executing a jump instruction.); and
- c. buffer overflow control logic to determine if the return address retrieved from the first memory locations matches the return address retrieved from the second memory locations, upon execution of the called function to provide protection from a buffer overflow attack (abstract, column 2, lines 29-50, first comparator and second comparator).
- 15. Referring to claim 12, Lee has taught the processor of claim 11, as described above, and wherein the function call logic and the buffer overflow control logic comprises microcode stored within the processor (column 5, lines 39-41).
- 16. Referring to claim 13, Lee has taught a system, comprising:
  - a. a memory (Figure 3, element 102); and
  - b. a processor coupled to the memory (Figure 3, at least elements 101, 140, 142, and 144), the processor comprising memory management logic to allocate

and pushed on the stacks during program execution.);

Art Unit: 2181

first and second memory locations corresponding to first and second stacks, respectively, when a function call instruction that calls a called function is encountered during program execution (abstract, column 2, lines 29-50, column 4, line 38-column 5, line 18, Values for the first and second stacks are created

- c. function call logic to write a return address to a memory location from the first memory locations and to a memory location from the second memory locations at the same time (abstract, lines 19-22, column 2, lines 29-50, A return address is saved in a first stack and a second stack upon encountering a jump routine.), the return address being an address at which program flow is to resume after execution of the called function (abstract, lines 19-22, column 2, lines 29-50, The return address is loaded into the program counter such that
- d. buffer overflow control logic to determine if the return address retrieved from the first memory locations matches the return address retrieved from the second memory locations, upon execution of the called function to provide protection from a buffer overflow attack (abstract, column 2, lines 29-50, first comparator and second comparator).

program flow resumes after executing a jump instruction.); and

17. Referring to claim 14, Lee has taught the system of claim 13, as described above, and wherein the memory management logic, the function call logic, and the buffer overflow control logic comprise microcode stored within the processor (column 5, lines 39-41).

Art Unit: 2181

18. Referring to claim 15, Lee has taught a computer readable medium having stored thereon a sequence of instructions which when executed by a processor, cause the processor to perform a method comprising:

- a. encountering a function call instruction that calls a called function during program execution (abstract, column 2, lines 29-50, jump routine);
- b. saving a return address in a first stack and in a second stack at the same time (abstract, lines 19-22, column 2, lines 29-50, A return address is saved in a first stack and a second stack upon encountering a jump routine.), the return address containing an instruction to be executed after execution of the called function (abstract, lines 19-22, column 2, lines 29-50, The return address is loaded into the program counter such that program flow resumes after executing a jump instruction.);
- c. executing the called function (abstract, column 2, lines 29-50, A jump to subroutine is executed.); and
- d. determining if the return address stored in the first stack matches the return address stored in the second stack to provide protection from a buffer overflow attack (abstract, column 2, lines 29-50, first comparator and second comparator).
- 19. Referring to claim 16, Lee has taught the computer readable medium of claim 15, as described above, and wherein the method further comprises generating an exception if the return addresses do not match (abstract, column 2, lines 29-50, An interrupt signal is generated if the addresses are not the same.).

Art Unit: 2181

20. Referring to claim 17, Lee has taught a computer readable medium having stored thereon a sequence of instructions which when executed by a processor, cause the processor to perform a method comprising:

- a. processing instructions within a virtual machine (abstract, column 2, lines 29-50, column 5, lines 39-41, A software jump/return routine is executed.);
- b. saving a return address in a first stack and in a second stack at the same time (abstract, lines 19-22, column 2, lines 29-50, A return address is saved in a first stack and a second stack upon encountering a jump routine.), the return address being an address at which program execution is to resume after execution of a called function (abstract, lines 19-22, column 2, lines 29-50, The return address is loaded into the program counter such that program flow resumes after executing a jump instruction.);
- c. comparing the return addresses saved in the first and second stack upon execution of the called function (abstract, column 2, lines 29-50, first comparator and second comparator); and
- d. exiting the virtual machine if the return addresses do not match to provide protection from a buffer overflow attack (abstract, column 2, lines 29-50, column 4, line 38-column 5, line 18. column 5, lines 38-41, column 6, lines 59-column 7, line 40, The instruction to move data to the PC register is aborted.).
- 21. Referring to claim 18, Lee has taught the computer readable medium of claim 17, as described above, and wherein the method further comprises passing control to an exception handler (abstract, column 2, lines 29-50, column 4, line 38-column 5, line 18,

Art Unit: 2181

column 5, lines 38-41, column 6, lines 59-column 7, line 40, An interrupt signal is generated if the addresses are not the same to load the PC register with a correct value.).

22. Referring to claim 19, Lee has taught a computer readable medium having stored thereon a sequence of instructions which when executed by a processor, cause the processor to perform a method comprising:

Page 11

- a. creating first and second stacks for a program during execution of the program (abstract, column 2, lines 29-50, column 4, line 38-column 5, line 18, Values for the first and second stacks are created and pushed on the stacks during program execution.);
- b. encountering a function call to a called function (abstract, column 2, lines 29-50, jump routine);
- c. storing data for the called function and a return address in the first stack (abstract, column 2, line 29-column 3, line 15, column 3, line 54-column 4, lines 26, column 4, line 38-column 5, line 18, first stack);
- d. storing the return address in the second stack at the same time as the first stack (abstract, column 2, line 29-column 3, line 15, column 3, line 54-column 4, lines 26, column 4, line 38-column 5, line 18, second stack); and
- e. passing control of the program to an exception handler if the return address stored in the first stack does not match the return address stored in the second stack upon execution of the called function to provide protection from a buffer overflow attack (abstract, column 2, line 29-column 3, line 15, column 3,

•

Art Unit: 2181

line 54-column 4, lines 26, column 4, line 38-column 5, line 18, When the addresses do not match an exception is generated.).

23. Referring to claim 20, Lee has taught the computer readable medium of claim 19, as described above, and wherein the exception handler determines if the return address from the first stack and the return address from the second stack is to be used as a value for an instruction pointer (abstract, column 2, lines 29-50, column 4, line 38-column 5, line 18. column 5, lines 38-41, column 6, lines 59-column 7, line 40, When the values retrieved from both stacks are equal, then the program counter is updated with the current return address value, otherwise an exception is generated to pass the correct value to the program counter.).

# Response to Arguments

24. Applicant's arguments with respect to claims 1-20 have been considered but are moot in view of the new ground(s) of rejection.

#### Conclusion

- 25. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).
- A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the

Art Unit: 2181

shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Page 13

- 27. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Tonia L. Meonske whose telephone number is (571) 272-4170. The examiner can normally be reached on Monday-Friday with first Friday's off.
- If attempts to reach the examiner by telephone are unsuccessful, the examiner's 28. supervisor, Donald Sparks can be reached on (571) 272-4201. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.
- 29. Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

**TLM** 

! Mensle

Page 14

Tonia L. Meonske

May 22, 2007